#### Loop Transformations

Sebastian Hack hack@cs.uni-saarland.de

January 19, 2018

Saarland University, Computer Science

### Loop Transformations: Example

matmul.c

### **Optimization Goals**

- Increase locality (caches)
- Facilitate Prefetching (contiguous access patterns)
- Vectorization (SIMD instructions, contiguity, avoid divergence)
- Parallelization (shared and non-shared memory systems)

### Loop Unswitching



- Hoist conditional as far outside as possible
- Overhead of branch "multiplied" by the loop
- Enables other transformations (that require branch-free loop bodies)

# Loop Peeling

for i = 1 to N S for i = 2 to N S

- Align trip count to a certain number (multiple of *N*)
- Peeling the exit condition yields a place where loop invariant code can be executed non-redundantly

### Index Set Splitting

for i = 1 to N S for i = 1 to N S for i = 1 to M S for i = M + 1 to N S

- Create specialized variants for different cases
   e.g. vectorization (aligned and contiguous accesses)
- Can be used to remove conditionals from loops

# Loop Unrolling



- Create more instruction-level parallelism inside the loop
- Less specualtion on OOO processors, less branching
- Increases pressure on instruction / trace cache (code bloat)

# Loop Fusion

$$\begin{array}{cccc} \text{for } i = 1 \text{ to } N & & \text{for } i = 1 \text{ to } N \\ \text{S} & & & \text{for } i = 1 \text{ to } N \\ \text{for } i = 1 \text{ to } N & & & \text{S} \\ \text{T} & & & & \text{T} \end{array}$$

- Save loop control overhead
- Increase locality if both loops access same data
- Increase instruction-level parallelism
- Not always legal: Dependences must be preserved

### Loop Interchange

Expose more locality

- Expose parallelism
- Legality: Preserve data dependences

### Parallelization / Vectorization

for i = 1 to N parallel for i = 1 to N
S S

- Loop must not carry dependence
- Vectorization nowadays uses SIMD code  $\rightarrow$  strip mining

### Strip Mining

for i = 1 to N S

- Simple vectorization can be facilitated by strip mining
- For SIMD instruction sets, set U to the vector width
- Vectorize S and drop inner loop
- Add Epilogue for  $N \% U \neq 0$

# Tiling

OriginalStrip-minedfor i = 1 to Nfor i = 1 to N step Sfor j = 1 to Mfor ii = 1 to SS(i, j)for j = 1 to M step Tfor jj = 1 to TS(i + ii, j + jj)

Tiled (stepping loops interchanged to the outside)

- Tiling = strip-mine + interchange
- Increases locality
- Enables distribution to multiple cores